Skip to the page

Senior Physical Design Engineer

NXPWorkdayPune
Posted 27 AugFound 29 OctSeen 13 hours ago

Check your resume for this job's 15 skills, free. Then have AI tailor it.

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

Job Title: Senior Physical Design Engineer

Location

Pune / Bangalore / Hyderabad (Hybrid)

Experience

8-10 Years

Job Summary

We are seeking a highly motivated and experienced Senior Physical Design Engineer to join our VLSI Physical Design team. The candidate will be responsible for delivering high-quality physical implementation of complex SoC/IP blocks from netlist to GDSII, ensuring timing, power, area, and reliability targets are met. The ideal candidate should have hands-on expertise in advanced node design implementation and signoff methodologies.

Key Responsibilities

  • Own end-to-end physical design implementation of complex digital blocks/subsystems.
  • Drive floorplanning, power planning, placement, CTS, routing, timing closure, and physical verification.
  • Perform design optimization for PPA (Power, Performance, Area) targets.
  • Execute timing closure across multiple operating modes and process corners.
  • Analyze and resolve setup, hold, SI, IR-drop, EM, and congestion issues.
  • Collaborate with RTL, Synthesis, DFT, STA, Package, and Signoff teams to achieve project milestones.
  • Support ECO implementation and tapeout activities.
  • Develop and enhance PD methodologies, automation flows, and scripts to improve productivity.
  • Review design quality and mentor junior engineers.
  • Work closely with global cross-functional teams.

Required Technical Skills

  • Strong expertise in:
  • Floorplanning
  • Power Planning
  • Placement Optimization
  • Clock Tree Synthesis (CTS)
  • Routing
  • Timing Closure
  • Physical Verification
  • STA & Signoff
  • In-depth knowledge of:
  • Static Timing Analysis (STA)
  • Multi-Mode Multi-Corner (MMMC) methodologies
  • Crosstalk/SI Analysis
  • ECO Flows
  • Timing Signoff

Physical Signoff

  • Experience with:
  • IR Drop Analysis
  • Electromigration (EM) Analysis
  • DRC/LVS Closure
  • Reliability Checks

Tools

Hands-on experience with industry-standard EDA tools:

  • Cadence Innovus
  • Synopsys ICC2
  • PrimeTime
  • Tempus
  • RedHawk / Voltus
  • StarRC / Quantus
  • Calibre

Educational Qualification

  • Bachelor's or Master's Degree in Electronics, VLSI, Electrical Engineering, or related field.

More information about NXP in India...

#LI-9415

Facts

Source
Workday
External id
R-10066077
Location
Pune, India
Remote
Not stated
Employment
Full time
Posted
27 Aug 2026
First seen
29 Oct 2026, 11:13
Last seen
2 Nov 2026, 01:54
Status
Not yet added
Posting id
06a3c322-fdd6-54ce-a9ba-eca909f77bbe