Skip to the page

ASIC Physical Design Engineer

CiscoWorkdayArmenia
Posted 13 OctFound 24 OctSeen 17 hours ago

Check your resume for this job's 15 skills, free. Then have AI tailor it.

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

Lead macro-level RTL-to-GDSII physical implementation and signoff. Collaborate with Front-End teams to translate architecture into optimal physical design. Perform synthesis, floorplanning, placement, Clock Tree Synthesis, and routing. Optimize power, performance, and area while maintaining design correctness through formal verification. Execute static timing analysis, physical verification, formal checks, and signoff closure to ensure reliable, high-quality silicon. Analyze and resolve Electromigration and IR-drop issues to meet reliability and performance signoff targets.

Minimum Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • 5+ years of hands-on experience in ASIC design and physical implementation.
  • Proven track record in ASIC physical design and verification preferably in complex SoC or block-level projects.
  • Deep knowledge of block-level synthesis, place-and-route (PnR), and timing closure.
  • Experience with industry-standard PnR and signoff tools (e.g., Synopsys, Cadence).

Preferred Qualifications

  • Broad understanding of physical design methodologies, integration, and implementation flows.
  • Experience in physical verification (LVS, DRC) and signoff processes.
  • Familiarity with physical design EDA toolchains and end-to-end workflows.
  • Advanced expertise in STA, timing closure, and constraint management.
  • Proficiency in scripting (Tcl, Python, or Perl) for automation and productivity improvements.

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Facts

Source
Workday
External id
2025096
Location
Armenia
Remote
Hybrid, read from the text
Employment
Full time
Posted
13 Oct 2026
First seen
24 Oct 2026, 18:45
Last seen
1 Nov 2026, 15:43
Status
Not yet added
Posting id
1218a9e7-3258-5330-8593-4517a11f174e