Check your resume for this job's 8 skills, free. Then have AI tailor it.
Fit
The keywords the posting names, against what your resume says.Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.
The Posting
Design for Test (DFT) Engineer (Experienced)
We are looking for an experienced DFT Engineer with strong expertise in scan, ATPG, and test methodologies for complex digital designs. The candidate will be responsible for implementing and validating DFT architectures to ensure high test coverage and quality silicon.
Key Responsibilities
- Define and implement DFT architecture including scan, MBIST, and boundary scan.
- Perform scan insertion, chain stitching, and compression techniques.
- Generate and analyze ATPG patterns to achieve high fault coverage.
- Debug and resolve DFT-related issues across design and silicon stages.
- Work closely with RTL, Physical Design, and STA teams for smooth integration.
- Support pattern validation, gate-level simulations, and silicon bring-up.
- Ensure compliance with DFT and testability requirements.
More information about NXP in India...
#LI-2734
Facts
- Source
- Workday
- External id
- R-10064454
- Location
- Noida, India
- Remote
- Not stated
- Employment
- Full time
- Posted
- 10 Jul 2026
- First seen
- 29 Oct 2026, 11:13
- Last seen
- 2 Nov 2026, 01:54
- Status
- Not yet added
- Posting id
- 18033ce0-322a-5850-9682-35758e2598c7