Skip to the page

Design Engineer

CadenceWorkdaySHANGHAI
Posted 21 JulFound 25 OctSeen 10 hours ago

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Custom Layout Design Engineer

Position Description:

  • Responsible for custom layout floorplan, matching guides, resistor/capacitor placement, reduce coupling & noise, sensitive signals routing, mix-signals routing, etc.
  • Responsible for custom layout top level hierarchy floorplan for blocks/powers
  • Responsible for high-speed mixed-signal PHY such as SerDes, USB, DDR, etc
  • Responsible for cooperation with analog circuit design team to ensure high efficiency and quality for analog layout design.

Position Requirements:

  • BSEE degree with 2+ years of applicable experience in analog/custom layout of advanced technology nodes
  • Proficient with Layout edit/verify tools, like Virtuoso XL, Pegasus/Calibre DRC/LVS, etc.
  • Proficient with EMIR tools, like Voltus-FI
  • Hands-on experience conducting DRC/LVS/ERC analysis, EMIR analysis, and recommending appropriate solutions
  • Fundamental understanding of IC design technology and process/methodology
  • Essential that the individual demonstrates good teamwork and self-motivation
  • Good communication skills in English
  • Work experience in PERC run is a plus
  • Work experience in FinFET layout is a plus
  • Work experience in ESD/Latch-up is a plus
  • Work experience in cooperation with digital P&R team is a plus

We’re doing work that matters. Help us solve what others can’t.

Facts

Source
Workday
External id
R54430-1
Location
SHANGHAI, China
Remote
Not stated
Employment
Full time
Posted
21 Jul 2026
First seen
25 Oct 2026, 06:49
Last seen
1 Nov 2026, 04:19
Status
Not yet added
Posting id
1e1433a9-e878-5819-88ae-b3bc5984caaf