Check your resume for this job's 14 skills, free. Then have AI tailor it.
Fit
The keywords the posting names, against what your resume says.Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.
The Posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Design verification of ASICs for Palladium.
- Position is based in Bangalore
- Will have to work at IP, Sub-System and SOC level verification.
- Test plan creation, functional coverage plan and coding of functional coverage bins.
- Will be involved in post silicon validation/bring up.
Job Requirements:
- Strong expertise in Verilog, HVL( SV/Specman e) with UVM/OVM/eRM methodology.
- Experience in functional coverage/code coverage/assertions development and closure.
- Experience in test plan creation.
- Exposure to PCIe and LPDDR verification.
- Strong debug skills
- Should be process oriented and have a passion for scripting/automation.
- Should be a good team player
- Effective cross-team communication and documentation skill is strongly preferred.
Minimal qualification requires BS/MS degree ECE or CS with 4+ years of experience in related fields.
We’re doing work that matters. Help us solve what others can’t.
Facts
- Source
- Workday
- External id
- R54171-1
- Location
- BANGALORE, India
- Remote
- Not stated
- Employment
- Full time
- Posted
- 19 Apr 2026
- First seen
- 25 Oct 2026, 06:49
- Last seen
- 2 Nov 2026, 04:19
- Status
- Not yet added
- Posting id
- 225f78b7-92d2-506f-900a-6e5b3f97a1cc