Skip to the page

Post-Silicon Validation Engineer

VoltaiAshbyPalo Alto Office
Posted 19 OctFound 20 OctSeen 56 minutes ago

Check your resume for this job's 15 skills, free. Then have AI tailor it.

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

About Voltai

Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.

About the Team

Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), the inventors of IC3 and the Murphi verification system, CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.

About this Role

You'll make sure first silicon works. You'll own bring-up and validation on real silicon programs with leading semiconductor companies while helping Voltai's AI learn from what happens after tapeout.

What You’ll Do

  • Plan and execute post-silicon bring-up and validation for SoCs and IP.
  • Develop validation content, test plans, and automated test infrastructure.
  • Debug silicon failures across logic, timing, power, and system interactions.
  • Correlate silicon results with pre-silicon simulation, emulation, and formal results.
  • Work with design, DFT, and product engineering teams to drive root cause and fixes.
  • Capture silicon learnings that feed back into Voltai's models and verification flows.

What We’re Looking For

  • 5+ years of post-silicon validation or bring-up experience.
  • Hands-on lab experience with oscilloscopes, logic analyzers, JTAG, and debug tools.
  • Strong Python and C/C++ for test automation.
  • Experience with high-speed interfaces (PCIe, DDR, Ethernet, or similar).
  • Systematic debug skills across hardware and software.

Bonus Points

  • Experience with silicon characterization and yield.
  • Background in pre-silicon verification.
  • Interest in AI-assisted design tools.

Facts

Source
Ashby
External id
ada92964-692c-4cd2-91bc-255f6402d309
Location
Palo Alto, CA, United States
Remote
On-site, read from the text
Employment
Full time
Posted
19 Oct 2026, 17:31
First seen
20 Oct 2026, 16:09
Last seen
2 Nov 2026, 15:58
Status
Not yet added
Posting id
334fd032-f84b-591c-a40a-98f6afe5c270