Skip to the page

Sr Application Engineer

CadenceWorkdayBANGALORE
Posted 29 AprFound 25 OctSeen 22 hours ago

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

JD for Virtuoso Layout req
Your role will be to meet customers/prospects and identify & qualify the opportunities, work out agreeable, equally importantly achievable, evaluation criteria, run through the evaluation and convert the opportunities into business and help customers to deploy the tool and get it running into production at the earliest. It requires a very good understanding of customer flow and a good analytical ability to resolve issues impacting production schedule. Hands–on knowledge of Advance Node layout and design rules would be a plus.

The role demands a close interaction with R&D and Product Engineering team for implementation of new features and bug fixes.

As the job requires an extensive interaction with customers for issue resolution and identifying opportunities to proliferate Cadence technologies, at the same time a closer interaction with R&D and other stakeholders, it demands an excellent customer and communication skills, and the leadership qualities.

This position requires solid understanding of IC design technology and foundry process/methodology in analog layouts. It is essential to have a very good understanding of analog layout design fundamentals, advance node virtuoso techfile constraints and in-depth knowledge and hands-on experience on writing skill scripts to perform various layout automation tasks. The candidate should have knowledge of complete analog back-end flow from top level floorplanning down to complex block level layouts, physical verification, extraction, EMIR analysis etc, with proficiency in Cadence layout tools specifically Virtuoso with advance node exposure. Prior Design experience using Cadence CustomIC Physical Design tools (Virtuoso) and flows including chip integration and signoff is an added advantage.

  • B.Tech or equivalent with 3 to 5 years of relevant experience.

We’re doing work that matters. Help us solve what others can’t.

Facts

Source
Workday
External id
R49676
Location
BANGALORE, India
Remote
Not stated
Employment
Full time
Posted
29 Apr 2025
First seen
25 Oct 2026, 06:49
Last seen
1 Nov 2026, 04:19
Status
Not yet added
Posting id
400da7a5-76f5-5ee5-adf6-57d170cbd1b5