Check your resume for this job's 10 skills, free. Then have AI tailor it.
Fit
The keywords the posting names, against what your resume says.Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.
The Posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation
We’re doing work that matters. Help us solve what others can’t.
Facts
- Source
- Workday
- External id
- R50559
- Location
- BANGALORE, India
- Remote
- Not stated
- Employment
- Full time
- Posted
- 1 Sep 2025
- First seen
- 25 Oct 2026, 06:49
- Last seen
- 2 Nov 2026, 04:19
- Status
- Not yet added
- Posting id
- 6304644b-c70d-5adc-b75a-a2262e6fa351