Skip to the page

DFT - Full Time

Kandou AiAshbyHyderabad
Posted 11 SepFound 14 OctSeen 4 hours ago

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

Key Responsibilities:

  • Lead DFT activity for the next generation products
  • Driving the DFT architectures, methodologies and tool flows for complex multi-million gate designs with Analog/high bandwidth SerDes, DDR, PCIe designs
  • Closely working with Physical implementation team to define timing constraints in test modes and helping to converge for successful tapeout
  • Good understanding of ATE, knowledge of probe and final test bring up debug issues and drive the test engineering team for successful Silicon bring up and test program development
  • Define the test plan by closely working with the design teams and drive the pattern development of functional/structural tests for final/wafer test program
  • Closely working with the cross functional teams to bring up device qualification solution for HTOL
  • Drive lab bench silicon debug to understand ATE bring up issues

Skills:

  • Excellent communication skills, and strong team player with can do type of attitude
  • Mentoring the team members
  • Excellent debugging skills
  • Process oriented to drive automation to help increase productivity and quality

Qualifications:

  • 12+ years of DFT experience including architecture specification, implementation, test pattern development, and simulation
  • Proven track record of delivering DFT solution to complex designs
  • Experience working with IJTAG methodologies, understanding device functionality
  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
  • Strong debug capabilities in simulating patterns with timing
  • Experience in defining test mode constraints and analyzing the timing reports
  • Experience with industry standard EDA tools for DFT, timing, and simulation
  • Good knowledge of System Verilog
  • Experience with chiplet based designs is a plus

Education:

  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering or similar fields (equivalent or higher)

Facts

Source
Ashby
External id
ece9eaa6-137e-41bd-a25e-a31620f8f6b5
Location
Hyderabad, India
Remote
Not stated
Employment
Full time
Posted
11 Sep 2026, 08:14
First seen
14 Oct 2026, 18:48
Last seen
1 Nov 2026, 21:29
Status
Not yet added
Posting id
6c1b3838-1cf2-58fb-8d25-b5938b4cd498