Skip to the page

STD Cell QA Engineer

SecWorkdaySSIR, Goldstone, Bangalore, India
Posted 26 JunFound 27 OctSeen 14 hours ago

Check your resume for this job's 13 skills, free. Then have AI tailor it.

Fit

The keywords the posting names, against what your resume says.

Add your resume to see which of its keywords you already have, and get a resume tailored to this posting. 10 a month, free.

The Posting

Position Summary

About Samsung Semiconductor India Research (SSIR)
With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.
As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.

Role and Responsibilities

  • Strong knowledge and hands-on experience in QA methodologies for standard cell libraries, including test plan development, regression testing, and post-layout verification
  • 4 to 13 years of experience in Standard Cell Circuit design of high-performance flip flops, latches, multibit flip flops, voltage level shifters, power optimization cells, and clock cells.
  • Strong knowledge and hands-on experience in developing environments and extracting post-layout netlists.
  • Good understanding of CMOS device characteristics, design rules, latch-up, and electro migration.
  • Proficiency in digital circuit simulation, design and optimization for better PPA.
  • Hands-on experience in statistical/variation analysis.
  • Contributing to the creation of cutting-edge semiconductor technologies that power a wide range of applications.
  • Enhancing the performance and efficiency of standard cell circuits, impacting the overall quality of our products.
  • Driving innovation in power optimization and clock cell design, leading to more energy-efficient solutions.

Skills and Qualifications

Experience – 4 to 13 Years of experience

Qualifications

  • B.Tech/B.E/M.Tech/M.E

Disclaimer

Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.

  • Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.

Facts

Source
Workday
External id
R118173
Location
SSIR, Goldstone, Bangalore, India
Remote
Not stated
Posted
26 Jun 2026
First seen
27 Oct 2026, 12:35
Last seen
1 Nov 2026, 22:21
Status
Not yet added
Posting id
9a1a3c6b-e068-54d0-befa-52136aeeba32