See what your resume is missing for Senior or Staff Design Verification Engineer at Powerlattice
Paste your resume. See which of this job's keywords it names, and which it does not. Free. No sign-up.
PowerlatticeVancouver, WA; Chandler, AZ, United States. FullTime.
Your resume
Paste it, or pick a file.What this job asks for
Each keyword turns green when your resume names it.This job names 15 keywords
Design VerificationSystemVerilogTest infrastructureGate-level simulationCoverage closureDebuggingSilicon validationPower and analog semiconductor productsSignoffI3CSPIJTAGUniversal Verification Methodology (UVM)Verification methodologyFormal verification
Your resume stays in this browser until you press Tailor.
